图书介绍
DESIGN OF TRANSISTORIZED CIRCUITS FOR DIGITAL COMPUTERSpdf电子书版本下载
- ABRAHAM I.PRESSMAN 著
- 出版社: B.S.
- ISBN:
- 出版时间:未知
- 标注页数:0页
- 文件大小:12MB
- 文件页数:324页
- 主题词:
PDF下载
下载说明
DESIGN OF TRANSISTORIZED CIRCUITS FOR DIGITAL COMPUTERSPDF格式电子书版下载
下载的文件为RAR压缩包。需要使用解压软件进行解压得到PDF格式图书。建议使用BT下载工具Free Download Manager进行下载,简称FDM(免费,没有广告,支持多平台)。本站资源全部打包为BT种子。所以需要使用专业的BT下载软件进行下载。如 BitComet qBittorrent uTorrent等BT下载工具。迅雷目前由于本站不是热门资源。不推荐使用!后期资源热门了。安装了迅雷也可以迅雷进行下载!
(文件页数 要大于 标注页数,上中下等多册电子书除外)
注意:本站所有压缩包均有解压码: 点击下载压缩包解压工具
图书目录
Chaper 1:BASIC BUILDING BLOCKS IN DIGITAL COMPUTERS 1
Digical Signals and their Significance 2
Flip-Flops 4
AND Gates 5
OR Gates 6
Binary Counter 7
Signal Inverters 9
Time-Delay Element 9
Chapter 2:LOGICAL CHAINS IN DIGITAL COMPUTERS 11
Fundamentals of Boolean Algebra 11
Binary Counting 17
Binary Addition 22
Binary Decoding 26
Serial-to-Parallel Converters 30
Binary Comparator 33
Chapter 3:TRANSISTOR FUNDAMENTALS 34
Conductors,Insulators and Semiconductors 34
Artificially Generated Electrons and Holes 37
PN Junctions 39
Forward and Reverse Biased PN Junctions 40
Minority Carrier Injection 40
Transistors 41
Transistor Circuit Fundamentals 44
Transistor Volt-Ampere Curves 47
Chapter 4:TRANSISTOR TRANSIENT RBSPONSE 55
Frequency Dependence of Transistor Parameters 55
Transistor Turn-on Time 57
Transistor Turn-off Time 71
Transistor Storage Time 75
Capacitive Overdrive for Reducing Switching Time 81
Avoiding Storage Delay by Negative Feedback 85
Avoiding Storage Delay by Collector Clamping 87
Avoiding Storage Delay by Emitter-Current Limiting 89
Limiting Duration of the Turn-on Pulse to Reduce Storage Delay 92
Chapter 5:DIODE GATING 93
Diode Characteristics 93
Positive AND Gates 96
Positive OR Gates 104
Positive AND Gate Driving Positive OR Gate 106
Positive OR Gate Driving Positive AND Gate 109
Negative AND Gate 112
Negative OR Gate 113
Cascades of Negative Gates 113
Choice of Positive or Negative Gates 113
Chapter 6:VOLTAGE-SWITCHING DIODE GATE LOGIC WITH TRANSISTOR INVERTING AMPLIFIERS 114
Logical Building Blocks 114
Single-Level Gating with Positive Diode AND Gate using Transistor Inverting Amplifier 117
Double-Level Gating with Positive AND-OR Diode Cas-cade using Transistor Inverting Amplifier 133
Single-and Double-Level Gating with Negative Diode AND Gates at Transistor Outputs 143
Conclusions 144
Chapter 7:CURRENT-SWITCHING DIODE GATR LOGIC WITH TRANSISTOR INVERTING AMPLIFIERS 145
Evolution of Current-Switching Gates 145
Double-Level,Current-Switching,Positive AND-OR Gates with Transistor Inverting Amplifiers 153
Single-Level,Current-Switching Diode Logic with Tran-sistor Inverting Amplifier 161
Double-Level,Current-Switching Negative AND-OR Gates with Transistor Inverting Amplifiers 168
Current-Switching Diode Logic with High-Frequency Transistors—Double-Level Gating 170
Current-Switching Diode Logic with High-Frequency Transistors—Single-Level Gating 182
Summary and Conclusion 188
Chapter 8:RESISTANCE LOGIC WITH TRANSISTOR INVERTING AMPLI-FIERS 190
Fundamentals of Resistance AND Gating 190
Resistance Gating at Low Frequencies 192
Resistive and Inductive Speed-up of Resistance Gating Circuits 198
Capacitive Speed-up of Resistance Logic Circuits 202
Resistance Logic with High-Frequency Transistors 212
Chapter 9:DIRECT-COUPLED TRANSISTOR LOGIC 221
Elements of Direct-Coupled Transistor Logic 221
Parallel Gating with Direct-Coupled Transistors 225
Series Gating with Direct-Coupled Transistors 226
Logical Operations with Direct-Coupled Transistors 228
Parallel DCTL Gates—Worst-Case Design 230
Switching Speed in DCTL Circuits 245
Series-Gating DCTL Circuits—Worst-Case Design 249
Chapter 10:MISCELLANEOUS TRANSISTORIZED LOGIC CIRCUITS 254
Transistorized SEAC Logic 254
Emitter Follower Current-Switching Transistor Logic 257
Current-Switching Diode Logic 264
Gated Pulse Logic 269
Transistor Emitter Follower and Inverter Logic with Large Voltage Swings 273
Chapter 11:DESIGN OF FLIP-FLOPS AND DELAY MULTIVIBRATORS 278
Resistance-Coupled Flip-Flops with Unclamped Outputs 278
Resistance-Coupled Flip-Flops with Inward Current Loads and Clamped Outputs 283
Drive Capability of the Resistance-Coupled Clamped Flip-Flop 289
Switching Speed of the Resistance-Coupled Clamped Flip-Flop 290
Flip-Flop and Binary Counter Triggering Methods 293
Binary Counters 296
Resistance-Coupled Flip-Flops with Outward Current Loads and Clamped Outputs 300
Diode Connected Flip-Flops 301
ON-ON Flip-Flop 304
Delay Multivibrators 306
APPENDIX:Measurement of Transistor Turn-On,Turn-Off,and Storage Times 308
INDEX 311